Error (10663): Verilog HDL Port Connection error at led_demo.v(6): output or inout port "led" must be connected to a structural net expression | or

or

关注(28)粉丝(399)

Error (10663): Verilog HDL Port Connection error at led_demo.v(6): output or inout port "led" must be connected to a structural net expression

错误现象：

连接模块端口的中间变量使用wire类型，而不应该是reg类型。

修改：

Error (10663): Verilog HDL Port Connection error at led_demo.v(6): output or inout port "led" must be connected to a structural net expression-LMLPHP

05-29 00:00