问题描述
我能够到处散布有关Sandy Bridge-E架构的信息，但我不确定所有参数，例如L2缓存的大小。任何人都可以确认它们都是正确的吗？我的主要来源是）。对于6个内核，则为1.5MB，但是由于每个内核只能访问自己的内核，因此最好始终将其视为每个内核256KB。
此外，峰值gflops看起来完全错误。 AVX每周期16次翻牌（作为单浮点）。 6核心，在3.2GHz时约为307 gflops / s。
其余大部分数据看起来都不错（请看数据表和），尽管我不知道确保每个缓存的关联性。
I was able to put together bits here and there about the Sandy Bridge-E architecture but I am not totally sure about all the parameters e.g. the size of the L2 cache. Can anyone please confirm they are all correct? My main source was the 64-ia-32-architectures-optimization-manual.pdf
On sandy bridge, each core has 256KB of L2 (see the datasheet, section 1.1). for 6 cores, that's 1.5MB, but since each core only accesses its own, it's better to always look at it as 256KB per core.
Moreover, the peak gflops looks completely wrong. AVX is 16 flops/cycle (as single floats). with 6 cores, that's ~307 gflops/s at 3.2GHz.
Most of the rest of the data looks ok (looking at the datasheet and the specification of that model in particular), though I don't know for sure the associativity of each cache.
这篇关于Sandy-Bridge CPU规格的文章就介绍到这了，希望我们推荐的答案对大家有所帮助，也希望大家多多支持！